Algorithms based on the global optimization technique of simulated annealing (SA) have proven useful in designing traveling-wave tube (TWT) slow-wave circuits for high RF power efficiency [ 1, 2] . The characteristic of SA that enables it to determine a globally optimized solution is its ability to accept non-improving moves in a controlled manner. In the initial stages of the optimization, the algorithm moves freely through configuration space, accepting most of the proposed design changes. This freedom of movement allows non-intuitive designs to be explored rather than restricting the optimization to local improvement upon the initial configuration. As the optimization proceeds, the rate of acceptance of non-improving moves is gradually reduced until the algorithm converges to the optimized solution. The rate at which the freedom of movement is decreased is known as the annealing or cooling schedule of the SA algorithm.
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The main disadvantage of SA is that there is not a rigorous theoretical foundation for determining the parameters of the cooling schedule. The choice of these parameters is highly problem U.S. Government work not protected by U.S. copyright. dependent and the designer needs to experiment in order to determine values that will provide a good optimization in a reasonable amount of computational time. This experimentation can absorb a large amount of time especially when the algorithm is being applied to a new type of design. In order to eliminate this disadvantage, a variation of SA known as discrete-state simulated annealing (DSSA) [3] , was recently developed. DSSA provides the theoretical foundation for a generic cooling schedule which is problem independent. Results of similar quality to SA can be obtained with significantly less iterations and without the extra computational time required to tune the cooling parameters.
An algorithm based on DSSA was developed and programmed into a Microsoft Excel spreadsheet graphical user interface (GUI) to the twodimensional nonlinear multisignal helix traveling-wave amplifier analysis program TWA3 [4] . The algorithm optimizes the computed RF power efficiency of a TWT by determining the phase velocity profile of the slow-wave circuit.
In order to compare the DSSA and SA algorithms, both were used to determine the optimal phase velocity values at fifteen points along the length of a Ka-band TWT slow-wave circuit. Each algorithm was run ten times with different random number sequence initiation parameters. The resulting computed RF power efficiencies and the corresponding number of iterations required are shown in Figure 1 . DSSA obtains comparable values of efficiency as does SA, but with only about a third as many iterations. Figure 2 compares the efficiency progression for the best case DSSA and SA optimization runs. The RF power efficiency progresses from an initial value of 1.22% with constant phase velocity throughout the circuit to 42.36% in 2934 iterations with DSSA compared to 41.71% in 7027 iterations with SA.
These results demonstrate that DSSA is as effective as SA in TWT design optimization with the advantage of significantly reduced computation time. This is especially important in problems with a large number of optimization variables such as multistage-depressed collector design [5] . 
